PATENT Docket No.: DE030379US1

AMENDMENTS TO THE CLAIMS

The following Listing of Claims will replace all prior versions and listings of claims in this application.

LISTING OF CLAIMS

- 1. (Currently amended) An array arrangement comprising <u>super pixels</u>, the array arrangement comprising:
- a) two or more <u>super pixel</u> groups of associated electronic <u>units and units</u>, each group of associated electronic <u>units super pixel</u> comprising one external trigger line <u>routed to the first pixel of each super pixel</u> and an addressing circuit via which an activation signal can be sequentially fed to <u>each individual electronic unit</u> the electronic <u>units</u> of the <u>super pixel</u> [[group]], wherein the addressing circuit of the <u>super pixel</u> group contains the following components:
- a) driver units that are each disposed adjacently to an electronic unit and connected to it, wherein every driver unit has at least one connection input and at least one connection output and is designed to receive a trigger signal applied to the connection input and, after receipt thereof, to deliver an activation signal the activation signal for a certain time duration to the connected electronic unit, and also to pass the trigger signal to the connection output;
- b) connecting lines that link the connection inputs and connection outputs of the driver units of the group serially to one another;
- c) a single external clock line connected to internal clock lines within each super pixel that connect the driver unit of each pixel of the super pixel serially to one another connected to each driver unit for clocking the trigger and the activation signals;
- <u>d)</u> a single external clock line connected to the internal clock lines; and [[d)]] e) a read out line connected to each electronic unit of the group.
- 2. (Currently amended) The array arrangement of claim 1, characterized in that the driver units are connected to an enable line for controlling the time duration of the

activation signal, and to at least one line for supplying at least one control voltage serving as an activation signal the activation signal.

- 3. (Previously presented) The array arrangement of claim 1, characterized in that the electronic units are disposed two-dimensionally in a regular pattern.
- 4. (Previously presented) The array arrangement of claim 1, characterized in that it contains a plurality of equally large groups of associated electronic units in which the electronic units of each group are disposed in a similar way.
- 5. (Previously presented) The array arrangement of claim 1, characterized in that the electronic units of a group are disposed linearly or in block fashion.
- 6. (Previously presented) The array arrangement of claim 1, characterized in that the electronic units of a group are radiation sensors, connected to a read-out line.
- 7. (Previously presented) The array arrangement of claim 1, characterized in that the electronic units are active light radiators or light switches.
- 8. (Previously presented) The array arrangement of claim 1, characterized in that the driver units contain at least one shift register.
- 9. (Previously presented) The array arrangement of claim 1, characterized in that it is implemented as an integrated circuit, in particular in silicon technology.
- 10. (Previously presented) An X-ray detector, containing an array arrangement of sensor elements as electronic units, the array arrangement being configured as claimed in claim 1.

PATENT Docket No.: DE030379US1

11. (Previously presented) A display device containing an array arrangement of active light radiators or light switches as electronic units, the array arrangement being configured as claimed in claim 1.

12. (Previously presented) The array arrangement of claim 1, wherein each driver unit is connected to a plurality of electronic units of the group.